PARAMICS Plugin Document – Actuated signal Coordination

Henry X. Liu, Lianyu Chu, Will Recker

PATH ATMS Center
University of California, Irvine

Plugin Compatibility: V3/V4
Release date: 3/20/2003
# Table of Contents

Table of Contents .............................................................................................................2  
1. Introduction..................................................................................................................3  
2 Plugin implementation..................................................................................................4  
2.1 Control logic ..........................................................................................................4  
2.2 Control Logic and Pseudo Codes...............................................................................4  
3.1 Understanding actuated signal coordination..........................................................6  
3.2 Data requirement....................................................................................................6  
3.3 Examples................................................................................................................7  
4. Technical Supports ....................................................................................................12  
4.1 Contact information.............................................................................................12
1. Introduction

Coordination is a mode of signal operation designed to allow platoons of traffic to form and "progress" through several signals with minimum stops and delay. Where signals are closely spaced and traffic volumes are high, coordination of signals is necessary to avoid excessive delay and stops.

The actuated signal coordination API inherits most parts of full-actuated signal API, with additional force-off logic to maintain the background cycle length, and form green band for a particular phase (sync phase).
2 Plugin implementation

2.1 Control logic

To provide synchronization and maintain the background cycle length, all coordinated intersection have the same system clock reference point, which is usually the start point of signal coordination plan. For the fixed-time signal coordination plan, there is an offset, which is the difference between two green initiations of the sync phase for two adjacent intersections. However, for the traffic-actuated signal coordination, the sync phase of every coordinated intersection has fixed series of yield points, and the difference between yield points is the background cycle length. These yield points are also local clock reference points to other non-sync phases. The sync phase has minimal bandwidth, i.e. the sync phase has to start at the time of minimal bandwidth earlier than yield point. To do so, all other phases have to be cut at certain points, which are so-called force-off points. These force-off points are usually referenced to the local clock reference point. Figure 4 is the phase diagram of coordinated intersection.

![Figure 1. Actuated Signal Coordination](image)

2.2 Control Logic and Pseudo Codes

In order to implement the above concept, the pseudo code for the main control logic is given in the following:
1. Actuated Signal API set up using api_setup( ), includes signal data input, memory allocation, and initial signal phase set up.
2. At every time step, net_action is called:
   For controller intersection = 1 : n {
     a. Inquiry the current signal information using signal_inquiry( ).
     b. Vehicle presence detection (pp_presence_detection( )).
     c. If (left green time > 0) {
          Check if this phase should be forced off (pp_force_off( )).
          If (force-off )
            Find the next phase by vehicle presence.
        else {
          execute the current signal plan (pp_execute_plan( ) ) {
            If (left green time < extension &&
            vehicle presence for extension &&
            expired green < ( maximal green – extension ) ) {
              green time increased by (extension – left green).
            }
            If (left green time <= time step ) {
              Find the next phase by vehicle presence.
            }
        }
      }
    else {
      Amber and red time are counted.
      If (amber and red time are reached )
        Set the next signal phase parameters through signal_action( ).
    }
  }

3.1 Understanding actuated signal coordination

The implemented actuated signal coordination logic has some new concepts. The correct understanding of them is important for the use of the actuated signal coordination plugin. The following is a good description of these terms:

1. Background Cycle Length
To provide synchronization and maintain the background cycle length, all coordinated intersection have the same system clock reference point, which is usually the start point of signal coordination plan.

2. Yield Point
The sync phase of every coordinated intersection has fixed series of yield points, and the difference between yield points is the background cycle length.

3. Sync Phase
These yield points are also local clock reference points to other non-sync phases. The sync phase has minimal bandwidth, i.e. the sync phase has to start at the time of minimal bandwidth earlier than yield point.

4. Force Off
To do so, all other phases have to be cut at certain points, which are so-called force-off points. These force-off points are usually referenced to the local clock reference point.

3.2 Data requirement

As the actuated signal API, two files need to be prepared for the use of signal coordination API. One is the “priorities” file, provided by Paramics, to be used to identify the hierarchy of movements for all phases. The other is the so-called “signal_coordination_control” file, which contains all the signal timing information, intersection layout information, and coordination information.

The following is an example of the part of “signal_coordination_control” file for one intersection.

total number of actuated signals is:  4
node 6  ALTON & ICD
<table>
<thead>
<tr>
<th>movements</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>ini_green</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>extension</td>
<td>3</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>max_green</td>
<td>24</td>
<td>60</td>
<td>24</td>
<td>32</td>
<td>24</td>
<td>32</td>
<td>24</td>
<td>32</td>
</tr>
<tr>
<td>recall</td>
<td>2</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lanes</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>rightturn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>detector1</td>
<td>aisw</td>
<td>ai2w</td>
<td>ai3w</td>
<td>aiuw</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>detector2</td>
<td>aiss</td>
<td>ai2s</td>
<td>ai3s</td>
<td>aius</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>detector3</td>
<td>aise</td>
<td>ai2e</td>
<td>ai3e</td>
<td>aiue</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>detector4</td>
<td>aisn</td>
<td>ai2n</td>
<td>ai3n</td>
<td>aiun</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sync_phase</td>
<td>2</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cycle_length</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>force_off</td>
<td>36</td>
<td>60</td>
<td>18</td>
<td>27</td>
<td>36</td>
<td>60</td>
<td>18</td>
<td>27</td>
</tr>
<tr>
<td>yield_point</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>system_clock</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The data for signal coordination has been attached after the intersection layout data for each intersection. Besides to the yield point of the sync phase, all other phases have force-off points, referenced to the local clock reference point. Notice that the maximal green time of primary sync phase has to be the cycle length, since the green time of sync phase may occupy the entire cycle if there is no conflict traffic.

### 3.3 Examples
## Phase Interval Times

<table>
<thead>
<tr>
<th>Interval</th>
<th>Phase</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
</tr>
<tr>
<td>Walk</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ped Clear</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Initial</td>
<td>6</td>
<td>14</td>
<td>6</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>6</td>
<td>10</td>
</tr>
<tr>
<td>Extension</td>
<td>2.0</td>
<td>3.0</td>
<td>3.0</td>
<td>2.0</td>
<td>2.0</td>
<td>3.0</td>
<td>3.0</td>
<td>2.0</td>
</tr>
<tr>
<td>Max Green</td>
<td>20</td>
<td>50</td>
<td>15</td>
<td>35</td>
<td>20</td>
<td>50</td>
<td>15</td>
<td>35</td>
</tr>
<tr>
<td>Yellow</td>
<td>3</td>
<td>5</td>
<td>3</td>
<td>4</td>
<td>3</td>
<td>5</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>Red</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Permit</td>
<td>✓</td>
<td></td>
<td></td>
<td>✓</td>
<td></td>
<td>✓</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Max Recall</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Min Recall</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ped Recall</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lag Phase</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Background Cycle

Yield

Sync Phase (usually NEMA Initial (Minimum))

Local Clock Reference Point = 0

System Clock Reference Point = 0
Background Cycle Length = 120
Yield Point = 70
System Clock Reference Point = 0
NEMA 2 Bandwidth = 48
Local Clock Reference Point = 0
F.O. 1 < 120 - 4 - 6 - 4 - 8 - 5 - 48 = 45 sec
F.O. 3 < 120 - 4 - 8 - 5 - 48 = 55 sec
F.O. 4 < 120 - 5 - 48 = 67 sec
NEMA 6 Bandwidth = 40
F.O. 5 = F.O. 6 - 40 sec -4 sec
= 41 – 44 = -3 = 117 sec
F.O. 6 = F.O.7 - 12 = 53 – 12 = 41 sec
F.O. 8 = F.O. 4 < 120 - 5 - 48 = 67 sec
F.O. 7 < F.O. 8 - 10 - 4 = 67 - 14 = 53 sec
Check barrier: F.O. 1 < F.O.6 + 2 = 43 sec
System Clock Reference Point = 0
Background Cycle Length = 120

Yield Point = 70

NEMA 2 Bandwidth = 48

Local Clock Reference Point = 0

F.O. 1 (< 43 sec) = 33 - 10 - 4 = 19 sec

F.O. 3 (< 55 sec) = 67 - 30 - 4 = 33 sec

F.O. 4 (< 67 sec) = 67 sec

F.O. 5 = F.O. 6 - 40 sec - 4 sec
= 17 - 40 - 4 = -27 sec
= 120 - 27 = 93 sec

F.O. 7 (< F.O. 8 - 14 sec) = 67 - 34 - 4 = 29 sec

F.O. 6 = F.O. 1 - 2 sec = 17 sec

System Clock Reference Point = 0

NEMA 6 Bandwidth = 40

F.O. 8 = F.O. 4 = 67 sec

Hypothetical
4. Technical Supports

4.1 Contact information

Any comments and suggestions are welcome. Please contact us at the email address: hliu@translab.its.uci.edu.